

U.S. PTO

02/12/02

[illegible][illegible]

*EXAMINER Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Unique citation designation number. 2 See attached Kinds of U.S. Patent Documents. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST 3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 6 Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 20 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /L.A./

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)			Complete if Known		
			Application Number		
			Filing Date		
			First Named Inventor	Harry Contopanagos	
			Group Art Unit		
Examiner Name					
Attorney Docket Number	BP 2108				
Sheet	2	of	2		

Examiner Initials	Cite No. 1	Include name of author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T ²
	1	"PROGRESS IN RF INDUCTORS ON SILICON - UNDERSTANDING SUBSTRATE LOSSES" by Joachim N. Burghartz - IBM Research Division, T. J. Watson Research Center, P. O. Box 218, Yorktown Heights, New York 10598 USA	<input type="checkbox"/>
	2	IEEE Journal of Solid-State Circuits, Vol. 33, No 5, May 1998 - the "Stanford Paper" - "ON-CHIP SPIRAL INDUCTORS WITH PATTERNED GROUND SHIELDS FOR SI-BASED RF IC's - C. Patrick Yue, Student Member, IEEE, and S. Simon Wong, Senior Member, IEEE	<input type="checkbox"/>
			<input type="checkbox"/>
			<input type="checkbox"/>
			<input type="checkbox"/>
			<input type="checkbox"/>
			<input type="checkbox"/>
			<input type="checkbox"/>
			<input type="checkbox"/>

Examiner Signature	/Leonardo Andujar/	Date Considered	11/14/2008
-----------------------	--------------------	--------------------	------------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Unique citation designation number. 2 Applicant is to place a check mark here if English language Translation is attached

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

ALL REFERENCES CONSIDERED EXCEPT WHERE LINED THROUGH. /L.A./